Abstract-Interconnect between a CMOS driver and receiver can be modeled as a lossy transmission line in high speed CMOS VLSI circuits as transition times become comparable to or less than the time of flight delay of the signal through the interconnect. In this discussion, a linear resistor model is used to approximate the CMOS driver stage, and the CMOS receiver is modeled as a capacitor. A closed form expression for the coupling noise between adjacent interconnect is presented to estimate the coupling noise voltage on a quiet line based on the assumption that these interconnections are loosely coupled, where the effect of the coupling noise on the waveform of the active line is small and can be neglected. It is demonstrated that the output impedance of the CMOS driver should be comparable to the interconnect impedance in order to reduce the propagation delay of the CMOS driver stage.
I. INTRODUCTION
The trend in modern high speed, high density CMOS VLSI circuits is decreasing feature sizes as well as increasing chip dimensions. The delay of these hi hly scaled circuits is dominated by the interconnect [lf Furthermore, up to 30% of the dynamic power is consumed by the interconnect [2] . In addition to the interconnect delay and power consumption, coupling noise (or crosstalk) between adjacent interconnect lines is also a primary concern for present and future generations of CMOS VLSI circuits [3] , [4] .
Coupling noise between adjacent interconnect can cause disastrous effects on the logical functionality and long-term reliability of a VLSI circuit [5] . Coupling effects become more significant as the feature size is decreased to deep submicrometer dimensions because the spacing between conductor lines is decreased and the thickness of the conductors is increased in order to reduce the parasitic resistance of the conductors. If the peak noise volta e at the receiver is greater than the threshold voltage of the CMOS receiver, a circuit malfunction may occur. Furthermore, the induced noise voltage may cause extra power to be dissipated on the quiet line due to momentary glitches at the output of the logic gates. Carrier injection or collection into the substrate may occur as the coupling noise voltage rises above the power supply voltage Vdd or falls below ground [6] .
An analysis of the coupling noise can be performed in both the frequency domain and the time domain, but most of these analyses result in numerical solutions [7], [8] or an equivalent circuit simulation [9] . A numerical solution is not convenient to use at the system (or chip) level to predict noise effects since it requires significant simulation time and computer memory. An analytical analysis of coupled lossless transmission lines in the time domain has been addressed in [lo] . This lossless model is not appropriate for interconnect in CMOS VLSI circuits, since the parasitic interconnect resistance cannot be neglected.
An analysis of coupled interconnect in CMOS VLSI circuits is presented in this paper. For simplicity, the interconnect is modeled as a uniform transmission line. The analytical equations are derived from time domain differential equations using Laplace transforms and the assumption of a loosely coupled condition, in which the coupling capacitance and the mutual inductance are assumed to be less than 30% of the self-capacitance and the self-inductance, respectively. The CMOS driver stage is modeled as a linear resistor. The CMOS receiver stage is modeled as a capacitor.
The accuracy of the predicted peak noise voltage based on these closed form expressions is within 20% for the driver end coupling noise voltage and 15% for the receiver end coupling noise volta e The dependency of the propagation delay of the CMOg driver stage on the driver impedance, and the relationship between the relaxation time of the coupling noise and the driver impedance is also investigated.
The analytical model for a CMOS driver and receiver structure, as well as closed form expressions of the coupling noise voltage at both ends of the quiet interconnect line, are addressed in Section 11. The predicted coupling noise voltage based on the analytical equations is compared with simulation in Section 111. A discussion of the coupling noise voltage of lossy interconnect, the effects of the coupling noise on CMOS VLSI circuits, the driver output impedance, and the relaxation time of the coupling noise voltage are discussed in Section IV followed by some concluding remarks in Section V.
11. ANALYTICAL EQUATIONS Consider a typical CMOS driver and receiver structure in a high speed VLSI circuit, an example of which is shown in Fig. la . The interconnect between the CMOS driver and receiver is modeled as a lossy transmission line. In order to analyze the coupling noise, the CMOS driver is modeled as a linear resistor (RI and Rz) and the receiver is modeled as a capacitor, where the impedance is larger than the line impedance and the reflection coefficient at the receiver is approximated as one.
The equivalent circuit model is shown in Fig. l b , where two coupled lossy transmission lines have similar impedance characteristics, i.e., R, L , and C are the same for each line. Line 1 is the active (or aggressor) line and line 2 is the quiet (or victim) line.
Laplace transforms are used to solve the time domain differential equations characterizing this structure. The resulting formulation is where
(4)
The minus sign in (3) and (4) occurs since C , is a positive value [8], [12] .
In order to simplify this analysis, a condition that the interconnect lines are loosely coupled is assumed, implying that L, and C , are small as compared to L and C such that the third term in (3) can be neglected. To quantify this assumption,
The error is less than 5% with this assumption. Based on this loosely coupled assumption, (1) and (2) can be simplified to where
VI(.,
The solution of (6) is (10) V+ and V-can be solved based on the terminal condition of line 1. The general solution of (7) is v~( z , 
The assumption of sL >> R is equivalent to W L >> R in the frequency domain, i.e., the losses are small but not necessarily negligible. If the driver output impedances of line 1 and line 2 match the line impedance, no reflections will occur at each of the driver ends. V+ and V-can be determined as
where I is the length of the transmission line. 
V f Q ( t )
= u(t -TO) -U ( t -T O -T l ) ,
Vf,(t) = e -w V f , j ( t -T O ) -e-%Vp,(t -TO),
and Vf7(t) = Vn7(t).
COMPARISON WITH SIMULATION
To verify the accuracy of the analytical expressions, (15) and (17), to describe the coupling noise voltage at both ends of a quiet line, a criterion is defined to measure the error of these closed form approximations. This criterion quantifies the error between the predicted peak noise voltage and the simulated peak noise voltage, permitting the accuracy of these analytical equations t o be determined. The criterion is defined as € p e a k = I v p -&l/l%l, (18) where V, is the value of the peak noise voltage predicted by the analytical expressions, and V, is the peak noise voltage obtained by a circuit simulator (SPICE).
The parameters used in the SPICE simulation are Figs. 2 and 3 for the driver end and the receiver end coupling noise voltage, respectively. The error of the peak noise voltage is within 6.0% at the driver end and less than 1.0% at the receiver end.
IV. DISCUSSION
The validity of these analytical expressions are investiated in this section based on certain assumptions. The ? ast ramp input constraint, i.e., the hi h frequency assumption, permits the interconnect to %e modeled as a low loss transmission line, and the matched load condition at the driver end permits the use of the inverse Laplace transform to obtain explicit solutions in the time domain. 
A . Low loss or high frequency assumption
The rise time constraint, i.e., rr < TO, is the condition that the interconnect inductance must be included in the
the assumption made in (12), the interconnect should be modeled as a low loss transmission line under the high frequency condition. Two different regions of operation are defined for medium and high frequencies: condition 1 -medium frequency: r l / r T = 2, and condition 2 -high frequency:
= 4. The total line resistance (Rl) is varied from 0 to 1.020 for each condition to test for low and high loss conditions. The error of the peak noise voltage calculation as compared to SPICE is shown in Figs. 4 and 5 at the driver end and the receiver end, respectively. The horizontal axis is the ratio of Rl/Zo. The error is within 20% at the driver end and 15% at the receiver end for the worst case, i.e., Rl/Zo = 1.0. If the interconnect is modeled as a high loss transmission line (El 5 1.020), these analytical equations can accurately predict the peak noise voltage. 
B. Output impedance of the C M O S driver stage
A second assumption is that the driver impedance matches the line impedance. The following analysis investigates the coupling noise voltage under the condition , of a varying driver to load impedance ratio. 
B.l Propagation delay versus the driver impedance
The driver impedance in terms of the propagation delay is shown in Fig. 6 . Note that the lower the driver impedance, the shorter the propagation delay. However, if the driver impedance is less than the interconnect impedance, a negative reflection occurs at the active driver end, and overshoots (the signal rises above the power supply voltage V d d ) or undershoots (the signal falls below ground) occur. The overshoot (undershoot) may cause the drain of the PN junction of the PMOS (NMOS) transistor to be forward biased, collecting (injecting) electrons into the substrate, dissipating extra power [6] , and delaying the time response. The output voltage of the active driver stage oscillates due to reflections at both ends of the active line before a final steady state voltage is reached. Another effect of the low driver impedance is that the relaxation time, the time required for a signal to reach the steady state voltage of the coupling noise voltage at the quiet line, increases. The relationship between the relaxation time of the coupling noise voltage and the active driver impedance is shown in Fig. 7 . The waveform of the coupling noise voltage on the quiet line is strongly dependent on the transition occurring on the active line. Therefore, the shortest relaxation time occurs when the active driver impedance matches the line impedance, where no reflections occur at the driver end on the active line. The relaxation time of the coupling noise voltage increases as the driver impedance deviates from the matched load condition.
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B.3 Non-matching driver impedance
The peak noise voltage for a variety of driver impedances is shown in Fig. 8 . The peak noise voltage decreases as the driver impedance increases. The maximum error of the peak noise voltage as compared to SPICE simulation is less than 15% at the driver end and within 20% at the receiver end of the quiet line where the driver impedance is in the range of 0.820 to 2.020. These analytical equations, (15) and (17), can therefore be used as a first order approximation to predict the coupling noise voltage in high speed CMOS VLSI circuits. 
V. CONCLUSION
Closed from expressions for the peak coupling noise voltage between two neighboring interconnect lines in CMOS VLSI circuits have been presented for different load and waveform conditions. These analytical equations provide an estimate of the noise with an error within 20% at both ends of the quiet line.
